Looking for us?
Our Belgrade office has moved to a new location - Tadeuša Košćuška 18, 2nd floor.
Vtool names Dr. Nathan Zommer as the company's new Chairman of the Board.
Another conference is behind us!
We had a great time at ChipEx 2018 - the largest international event of the Israeli microelectronics industry.
Hagai Arbel, the CEO of Vtool, held a presentation named: ‘’Upgrading your debug process with visual analysis’’ and presented Cogita, our ultimate tool for data screening, processing, and visualization.
We had an amazing time at DVCon China 2018! Thank you Shanghai for hosting.
This past week Vtool took part in DVCon China 2018, the biggest and most important event in Asia covering the field of functional design and verification. Hagai Arbel and Dan Alexander held an exciting presentation based on a paper written by Anna M. Ravitzki named: “The Big Data Revolution: Beautiful Servant or Dangerous Monster?’’
If you weren’t here, have no fear, you too can experience the future of verification - with Cogita, the ultimate tool for data screening, processing, and visualization.
Humanity is shifting the hegemony from science onto data. At Vtool, we continuously strive to reach a state where our minds do not explode from the excess of information particles that engulf us all, which the mind cannot contain. Vtool focuses on creating measuring perceptions that maintain the power of human consciousness.
Join us at DVCon China 2018 for the presentation!
Congratulations to our guys for their presentations at this year's DVCon US:
Djuro Grubor - Verification Strategy for Pipeline Type of Design
Djuro showed how is it possible to create modular verification environment to correlate with design, incorporating an advanced UVM approach. As part of this presentation, it was shown how component synchronization and communication can be established using UVM TLM elements.
Darko Tomusilovic - UVM Verification Environment Based on Software Design Patterns
Darko had a presentation concerning software design patterns. Software design pattern is a technique utilized to tackle a commonly occurring problem in the software development. As a significant part of work done by verification engineers includes coding in an object-oriented language, such as SystemVerilog, many of the encountered challenges are suitable to be resolved applying certain design patterns. Their incorporation into the code provides many benefits, contributing to the code reusability and maintainability, and therefore improving the overall code quality.
Vtool Belgrade set out on an amazing cave tour in Western Serbia. It was far beyond our expectation, and we are still feeling the rush of excitement!
To finish off we went wine tasting in an impressive winery. It was a great day!
We are proud to be the winners of the Best Paper Award at DVCon Europe 2017, held in Munich this week, for the article written by Anna-Marie Ravitzki and Hagai Arbel.
Vtool's pioneering approach was presented by CEO Hagai Arbel, linking between technology and philosophy based on the latest article written together with philosopher Anna-Marie Ravitzki: Between Dialog and Algorithms, or Innovative Technological Narratives that Leverage the Idea of Authenticity in a Human Being.
Vtool's presentation included a glimpse into our disruptive tool Cogita, which drastically accelerates debug processes by harnessing the power of people's intuitive visual comprehension.